

Compal Confidential


VALEA/VALEB Schematics Document

AMD APU Richland FS1r2 + FCH Bolton-M3 + GPU Sun Pro M2

2012-11-22

REV: 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-8127P	1.0
				Date	Sheet
				Tuesday, March 12, 2013	1 of 51



Voltage Rails

Power Plane	Description	S0	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for APU	ON	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+1.5V	1.5V power rail for APU VDDIO and DDR	ON	ON	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF
+1.2VS	1.2V (VDDR, VDDP) switched power rail for APU	ON	OFF	OFF
+2.5VS	2.5V for APU VDDA	ON	OFF	OFF
+1.1VALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+1.5VGS	1.5V switched power rail	ON	OFF	OFF
+1.8VGS	1.8V switched power rail	ON	OFF	OFF
+0.95VGS	0.95V switched power rail for VGA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VS_WLAN	3.3V power rail for WLAN	ON	OFF	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001-011xb	15H	F75303 (DDR,VRAM,CPUCORE)	1001-101xb	9AH
			SB-TSI	1001-100xb	98H
			Sun Pro M2	1000-0010b	82H
			LVDS translator		

FCH SMB0 (FCH_SMB0)

Device	Address	HEX
DDR DIMM1 (FCH_SMB0)	1001-000xb	90
DDR DIMM2 (FCH_SMB0)	1001-001xb	92
WLAN (FCH_SMB0)		
Security ROM		

Stencil Memo

FCH Hudson-M2/3 SATA Port List

SATA0	HDD
SATA1	ODD
SATA2	NC
SATA3	NC
SATA4	NC
SATA5	NC

Comal PCIE Port List

APU	PCIE0	LAN
	PCIE1	WLAN
	PCIE2	NC
	PCIE3	Card Reader
FCH	PCIE0	NC
	PCIE1	NC
	PCIE2	NC
	PCIE3	NC

FCH Hudson-M2/3 USB Port List

USB1.1	
Port0	NC
Port1	NC
USB2.0	
Port0	USB2.0 Port
Port1	NC
Port2	NC
Port3	NC
Port4	NC
Port5	WLAN
Port6	CMOS
Port7	FP
Port8	BT
Port9	NC
Port10	USB 3.0
Port11	USB 3.0
Port12	USB 3.0
Port13	NC

BOM Structure

UMA@ : UMA only
DIS@ : DIS muxless

CMOS@ : USB camera

CONN@ : ME components
X76@, H1G@, S1G@ : VRAM

BOM option and stencil


SDV:
CMOS@/DIS@ + X76@

PJ201,PJ401,PJ502,PJ503,PJ504,PJ601,PJ603,PJ604,
PJ701,PJ702,PJ703,PJ704,J1,J2301,J2401,J2402,J2403
PJ402,PJ403,PJ501,PJ602,PJ801,PJ802,PJ803,PJ805

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-8127P	1.0
Date:				Tuesday, March 12, 2013	Sheet	3 of 51



Power-Up/Down Sequence

- All the ASIC supplies, except for VDDR3, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other power rails.
- The external pull-up resistors on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.



SUN PRO VRAM STRAP


	Vendor	PS_3[2]	PS_3[1]	PS_3[0]	R_pu	R_pd
1G	H5TQ2G63DFR-11C SA00003YO70	0	0	0	R1430 NC	R1436 4.75K
	K4W2G1646E-BC11 SA00005SH00	0	0	1	R1430 8.45K	R1436 2K
	MT41J128M16JT-093G SA000067510 FBGA Code:D9PTD	0	1	0	R1430 4.53K	R1436 2K
2G	K4W4G1646B-HC11 SA000068R00	0	1	1	R1430 6.98K	R1436 4.99K
	MT41K256M16HA-107G SA000065D00 FBGA Code:D9PZD	1	0	0	R1430 4.53k	R1436 4.99K
	MT41J128M16JT-107G SA00005SM30 FBGA Code:D9PRS	1	0	1	R1430 3.24k	R1436 5.62k
1G	K4W2G1646E-BC1A SA000068U10	1	1	0	R1430 3.4k	R1436 10k
		1	1	1	R1430 4.75K	R1436 NC



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				dGPU Block Diagram
Size Custom		Document Number LA-8127P		Rev 1.0
Date: Tuesday, March 12, 2013		Sheet 4 of 51		

[17] PCIE_CRX_GTX_P[0..7]
[17] PCIE_CRX_GTX_N[0..7]

PCIE_CTX_GRX_P[0..7] [17]
PCIE_CTX_GRX_N[0..7] [17]



Power Sequence of APU

+1.5V

+2.5VS

+1.5VS

+APU_CORE


+APU_CORE_NB

+1.2VS

Group A


Group B

Security Classification		Compal Secret Data		Title	
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				FS1r2 PCIE/UMI	1.0
				LA-8127P	
				Date: Tuesday, March 12, 2013	Sheet 5 of 51










Compal Electronics, Inc.				
Title				
ES1r2 Display/MISC/HDT				
Part No.	Document Number			Rev
Custom	LA-8127P			1.0
Date:	Tuesday, March 12, 2013	Sheet	7	of 51




Panel PWM



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title	FS1r2 Signal Level Shifter
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-8127P
				Rev	1.0
Date: Tuesday, March 12, 2013		Sheet 9 of 51			



R90/ C146 close to FCH



WLAN


LAN

Card Reader

[35] CLK_LAN_25M

For PCIE device reset on FS1 (GFX,LAN,WLAN,LVDS Travis)

APU_PCIE_RST #: Reset PCIE device on APU



SDV/FVT, NO.12

U2A

PCIE_RST#

A_RST#

AE2

AD5

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N

UMI_TX1P

UMI_TX1N

UMI_TX2P

UMI_TX2N

UMI_TX3P

UMI_TX3N

UMI_RX0P

UMI_RXN0

UMI_TX0P

UMI_TX0N


UMI_TX1P

UMI_TX1N


UMI_TX2P


UMI_TX2N

**4MB SPI ROM
& Non-share ROM.**



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title	FCH SATA/SPT/VGA/HWM/SD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		Rev
				Custom	1A-8127P	1.0
Date: Tuesday, March 12, 2013				Sheet	13	of 51








Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title	FCH PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part	Document Number	Rev
				Custom	LA-8127P	1.0
				Date	Tuesday, March 12, 2013	Sheet 15 of 51

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_CLK1	PCI_CLK3	PCI_CLK4	CLK_PCI_EC	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT





LVDS Interface



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title	ATI Sun Pro M2 PCIE/LVDS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-8127P
				Date	Tuesday, March 12, 2013
				Sheet	17 of 51

SDV/EVT, NO.11

SDV/EVT, NO.6

+1.8VGS

+1.8VGS

GPIO 28 FDO	MLPS
H	Disable
L	Enable

+1.8VGS

TSVDD

120ohm

0.1u

1u

10u

U1401B

PART 2 OF 9

T1401

T1402

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21

AJ21



AJ21

AJ21

AJ21

AJ21

STRAPS



Resistor Divider Lookup Table		
R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
R1430	R1436	
NC	NC	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111


0402 1% resistors are required

Capacitor Divider Lookup Table		
Cap (nF)	Bitd [5:4]	Compal PN
C1439		
680nF	00	SE00000YJ80
82nF	01	SE076823K80
10nF	10	SE074103KN0
NC	11	

AVDD	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1

VDD1DI	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1

Internal VGA Thermal Sensor



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1= INSTALL 10K RESISTOR
X= DESIGN DEPENDANT
NA= NOT APPLICABLE

STRAPS	MLPS	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
TX_PWRs_ENB	PS_1[4]	Transmitter Power Savings Enable 0:50% Tx output swing 1:Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	PCIe Transmitter De-emphasis Enable 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[11]	PCIe Gen3 Enable (NOTE:RESERVED for Thames/Seymour and should be strapped to 0) 0:GEN3 not support at power-on 1:GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	VGA control 0:VGA controller capacity enabled 1:VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFQ[2:0]	PS_0[3..1]	Serial ROM type or Memory Aperture Size Select If PS_2[3] = 0, defines memory aperture size If PS_2[3] = 1, defines ROM type 100 - 512Kbit M2SP05A (ST) 101 - 1Mbit M2SP10A (ST) 101 - 2Mbit M2SP20 (ST) 101 - 4Mbit M2SP40 (ST) 101 - 8Mbit M2SP80 (ST) 100 - 512Kbit Pm2SLV010 (Chingss) 101 - 1Mbit Pm2SLV010 (Chingss)	XXX
BIOS_ROM_EN	PS_2[3]	Enable external BIOS ROM device 0:Disabled 1:Enabled	X
AUD[1]	NA	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI	XX
AUD[0]	NA	HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	
CEC_DIS	PS_0[4]	Reserved for future ASIC	0
RESERVED	PS_1[3]	Reserved	0
RESERVED	PS_1[2]	Reserved	0
RESERVED	NA	Reserved	0
RESERVED	NA	Reserved (for Thames/Whistler/Seymour only)	0
AUD_PORT_CONN_PINSTRAP[2]	PS_3[5]	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 000 = 6 usable endpoints 000 = all endpoints are usable	XXX
AUD_PORT_CONN_PINSTRAP[1]	PS_3[4]		
AUD_PORT_CONN_PINSTRAP[0]	PS_3[5]		

MLPS Strap

	Bits[5:4]	Bits[3:1]	Capacitor	R_pu	R_pd
PS_0[5:1]	1 1	0 0 1	NC	8.45K	2K
PS_1[5:1]	1 1	0 0 0	NC	NC	4.75K
PS_2[5:1]	0 0	0 0 0	680 nF	NC	4.75K
PS_3[5:1]	1 1	X X X	NC	X	X

Mapping to VRAM type please refer to page 04



Place CLOSE VGA CHIP




SDV/EVT, NO.14

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ATI Sun Pro M2 Main MSIC
Size C	Document Number	LA-8127P		Rev 1.0
Date:	Tuesday, March 12, 2013	Sheet	18	of 51


MPLL_PVDD	MarsCRB	Design
220ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1

SPLL_PVDD	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1

SPLL_VDDC	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	ATI Sun Pro_M2 BACO POWER
			Customer	LA-8127P
			Date:	Tuesday, March 12, 2013
			Sheet	19 of 51



For GDDR5, MVDDQ = 1.5V

(VDDR1:1.5V@3A,GDDR5:1125MHz)

VDDR1	MarsCRB	Design
0.01u	5	0
0.1u	5	5
1u	0	5
2.2u	5	0
10u	3	5
220u	0	1



VDD_CT	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	3
10u	1	1

VDDR3	MarsCRB	Design
120ohm	1	0
0.1u	1	0
1u	2	3
10u	0	1

VDDR4	MarsCRB	Design
220ohm	1	1
0.1u	1	1
1u	1	1
10u	1	0

for Sun Pro Ball name AD12,AF11,AF12,AF13,AF15,AG11,AG13,AG15 is NC

Route as differential pair



(PCIE_VDDR:1.8V@100mA)



(PCIE_VDDC:0.95V@2.5A_GEN3.0)

(BIF_VDDC:0.95V@1.4A)

(VDDCI:0.9-1.15V@8.8A)

PCIE_VDDR	MarsCRB	Design
0.1u	0	2
1u	2	3
10u	1	1

PCIE_VDDC	MarsCRB	Design
1u	7	5
10u	2	1




This basic topology could be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.

Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2

Security Classification	Compal Secret Data			Compal Electronics, Inc.				
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title	AT1 Sun Pro M2 MEM IF			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number	Rev		
					LA-8127P	1.0		
Date: Tuesday, March 12, 2013				Sheet	22	of	51	


The Seymour M2 only support channel B (64 bit),
this page unmount all parts



The Mars Pro M2 only support channel B (64 bit)







SDV/EVT, No.4

Security Classification		Compal Secret Data		Title	
Issued Date		2012/11/22	Deciphered Date	2015/11/22	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	LA-8127P
Date: Tuesday, March 12, 2013				Sheet	24 of 51
				Rev	1.0






Part number: SA00004EU10



EEROM




2132S-Ver E: External ROM, pin31 PU +3VS
Internal RAM support, pin31 PD to GND
EEROM EEROM EEROM EEROM




Vendor Suggest 2011.08.15




LCD POWER CIRCUIT





LCD/LED PANEL Conn.









CMOS Camera Conn







Security Classification		Compal Secret Data		Title	
Issued Date	2012/11/22	Deciphered Date	2015/11/22	LVDS CONN/CAMERA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-8127P
				Date	Tuesday, March 12, 2013
				Sheet	26 of 51
				Rev	1.0




ESD Request




Security Classification		Compal Secret Data		Title	
Issued Date	2012/11/22	Deciphered Date	2015/11/22	HDMI Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
Date: Tuesday, March 12, 2013				Sheet 27 of 51	LA-8127P



ESD Request



CRT Connector



AMD check list update
20101110

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/11/22		Deciphered Date		2015/11/22		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						CRT Connector					
						Size		Document Number		Rev	
						Custom		LA-8127P		1.0	
						Date:		Tuesday, March 12, 2013		Sheet 28 of 51	

An integrated 5 V to 3.3 V Low-dropout voltage regulator (LDO).

An integrated 3.3 V to 1.8V Low-dropout voltage regulator (LDO).

EC Beep [31] BEEP#

ICH Beep [14] FCH_SPKR

C1111 1 0.1U_0402_16V4Z

C1141 1 0.1U_0402_16V4Z

R1101 RB75IV40_S0D329-2

R1120 1 10K_0402_5%

C1142 1 0.1U_0402_16V4Z

PC_BEEP


Layout Note: Path from +5VS to Pin12,
Pin15 must be very low
resistance (<0.01 ohms)

To support Wake-on-Jack or Wake-on-Ring, the CODEC VAUX_3.3 & VDD_IO pins must be powered by a rail that is not removed unless AC power is removed.
*DSH page42 has more detail.

The schematic diagram illustrates the microphone input circuit for the Raspberry Pi 4B. It features two input channels: a standard microphone input (MIC_JD) and a USB microphone input (EXT_MIC). Both channels utilize a buffer circuit consisting of an NPN transistor (O1133 BSS138LT1G SOT-23-3), a 33K 0402 5% resistor (R1130 for MIC_JD, R1129 for EXT_MIC), and a 10µF 6.3V6K capacitor (C1146 for MIC_JD, C1147 for EXT_MIC). The MIC_JD channel is connected to the PLUG_IN pin, while the EXT_MIC channel is connected to the EXT_MIC pin. Both channels are connected to the CX GPIO0 pin. The ground connection is labeled GND.

Internal SPEAKER

HDA_RST#_AUDIO		C1123	@1	2	22P_0402_50V8J	
HDA_SYNC_AUDIO		C1126	@1	2	22P_0402_50V8J	
HDA_SDOUT_AUDIO		C1128	@1	2	22P_0402_50V8J	
HDA_BITCLK_AUDIO	R1123	1	@1	2	33_0402_5%	HDA_BITCLK_AUDIO_R C1131 @1 2 22P_0402_50V8J




Width 20 mil

[illegible]


Note.
QALEA 14" => JSPK1 => 4Pin
QALEB 15" => JSPK1 => 6Pin

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title HD Audio Codec CX20671		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-8127P	1.0
Date:				Tuesday, March 12, 2013	Sheet	29 of 51


SATA HDD Conn.





SATA ODD Conn.



ODD Power Control




APS G-Sensor






Note.
Main Source => C2417 use 10U (SE000005T80)
2nd Source => C2417 use 10K (SD013100280)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title	HDD/ODD/G-Sensor	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0	
				LA-8127P		
Date	Tuesday, March 12, 2013		Sheet	30	of	51




Fintek Thermal sensor Placed near by APU_CORE




REMOTE1,2+/-:
Trace width/space:10/10 mil
Trace length:<8"

BT Connector





FAN1 Conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA-8127P	
				Date:	Rev 1.0
				Tuesday, March 12, 2013	Sheet 32 of 51

WLAN Conn




```
For AOAC assessment
+3VS_WLAN path:
1. +3VS (default)
2. +3VALW
3. +3VALW + Switch
```


INT_KBD Conn.




Screw Holes




Track Point Conn














ESD Request



Click pad 10PIN




USB3.0 Conn *3




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/22	Deciphered Date	2015/11/22	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB 3.0 Conn
Size C	Document Number	LA-8127P		Rev 1.0
Date:	Tuesday, March 12, 2013	Sheet	34	of 51


ON/OFF switch




Power Button Board Conn




ESD Request




USB2.0/Audio Jack SB CONN




Lan Conn




ESD Request




Finger Printer




Card Reader




Debug Conn.




+3VALW TO +3VS




+5VALW TO +5VS




+1.5V to +1.5VS




+1.1VALW to +1.1VS





+3VALW TO +3V



+1.1VALW to +1.1V






+3VALW TO +3V_FCH



ADP_ID


AC Adapter	135W	90W	65W
R(K ohm)	0	open	10
ADP_ID(V)	0	3.3	1.65
Detection voltage	<0.33	>2.64	1.32~1.98






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CHARGER		
				Size	Document Number	Rev 1.0
				Date: Tuesday, March 12, 2013	Sheet 39 of 51	


Note:
Use TPS51125 IC can remove RTC refernece LDO
Use TPS51427 IC must keep RTC refernece LDO




Security Classification	Compal Secret Data			Compal Electronics, Inc. 3VALWP/5VALWP		
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D ENGINEERING AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custmr		1.0
				Date:	Tuesday, March 12, 2013	Sheet 40 of 51



Security Classification		Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date		Compal Electronics, Inc. +1.1VALWP/+1.5VP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
Date: Tuesday, March 12, 2013				Sheet	41 of 51




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2011/04/18		Deciphered Date		+1.2VSP/+2.5VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Title						
Size		Document Number				Rev
						1.0
Date:		Tuesday, March 12, 2013		Sheet		42 of 51



Security Classification		Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date		+0.75VP/+1.8VP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				Date: Tuesday, March 12, 2013	Sheet 43 of 51


GPIO21	GPIO29	GPIO30	GPIO20	GPIO15	VDDC
VID5	VID4	VID3	VID2	VID1	
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	1	1.000V
1	0	1	0	1	0.975V
1	0	1	1	0	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	0	1	0.875V
1	1	0	1	0	0.850V
1	1	0	1	1	0.825V
1	1	1	0	1	0.800V
1	1	1	1	1	0.775V

Default





Layout Note:
Place near Phase Choke

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		VGA COREP	
2012/07/03		2013/07/03		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
Date		Tuesday, March 12, 2013		Sheet 44 of 51	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2011/04/18		2015/07/08		CPU COREP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number		Rev		
Custom			1.0		
Date:	Tuesday, March 12, 2015		Sheet	45	of 51



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date	PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Tuesday, March 12, 2013	Sheet	46	of 51

Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	Base on EE's request for fine tune power sequence.	P44	Change PR866 from 2.49k to 130k.	2013.1.11	From 0.1 to 0.2
2	For fine tune OCP set up point of VGA core.	P44	Change PR860 from 604ohm to 866ohm.	2013.1.11	From 0.1 to 0.2
3	Base on EE's request for fine tune power sequence.	P44	Change PR861 from 47k to 91k.	2013.1.11	From 0.1 to 0.2
4	Base on must meet EUP spec, change power design.	P37	Remove PR110, PC108, PR114, PC109, PR109, PC107,PU101, PR111, PD101, PR138, PR116, PR112, PD105, PR125, PR128, PC114, PR129, PQ101, PD104, PR123, PR124, PC115, PR131, PC117, PR103, PR104, PR105, PD102, PQ102, PR106, PR107, PQ103, PQ104, PR108, PR118, PR121, PC113, PR127, PQ106, PQ105, PR120, PR115, PC110, PC112, PR126, PR119, PR122, PD103.	2013.1.11	From 0.2 to 0.3
5	Base on must meet EUP spec, change power design.	P39	RemovePQ315, PR328, PR329, PQ316, PD304, PD301, PD302, PQ303, PR303, PR304, PQ306, PQ309.	2013.1.11	From 0.2 to 0.3
6	Base on must meet EUP spec, change power design.	P39	Add PR336, PR338, PR337, PR339, PQ319.	2013.1.11	From 0.2 to 0.3
7	Base on must meet EUP spec, change power design.	P40	Remove PR417, PC420, PQ407, PR420, PC424. Add PR411. Change PR418 from 47K to 2.2K.	2013.1.11	From 0.2 to 0.3
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				C38-G series Chief River Schematic ^{1.0}	
Date: Tuesday, March 12, 2013				Sheet	47 of 51

5					4					3					2					1				
Phase	Date	No.	BOM	Sch	Layout	Description																		
SDV/FVT	2012/11/22	No.1	V	V	V	Page 5, Delete for Sun Pro M2 C17,C18,C19,C20,C21,C22,C23,C24,C25,C26,C27,C28,C29,C30,C31,C32 Delete PCIE_CRX_GTX_P8~15 PCIE_CTX_C_GRX_P8~15 PCIE_CTX_GRX_P8~15 PCIE_CRX_GTX_N8~15 PCIE_CTX_C_GRX_N8~15 PCIE_CTX_GRX_N8~15																		
SDV/FVT	2012/11/22	No.2	V	V	V	Page 17, Delete for Sun Pro M2 C1400,C1417,C1418,C1419,C1420,C1421,C1422,C1423,C1424,C1425,C1426,C1427,C1428,C1429,C1430,C1431 Delet PCIE_CRX_C_GTX_P8~15 PCIE_CRX_C_GTX_N8~15																		
SDV/FVT	2012/11/22	No.3	V	V	V	Page 17 ,U1401 change Part Number from SA000047H50 to SA00006BA30 for Sun Pro M2																		
SDV/FVT	2012/11/22	No.4	V	V	V	Page 24, Delete for Sun Pro M2 no Channel B C1621,C1622,C1623,C1624,C1625,C1626,C1627,C1628,C1629,C1630,C1631,C1632,C1633,C1634,C1635,R1462,R1463 C1636,C1637,C1638,C1639,C1640,C1641,C1642,C1643,C1644,C1645,C1646,C1647,C1648,C1649,C1650,R1464,R1465 C1651,C1652,C1653,C1654,C1655,C1656,C1657,C1658,C1659,C1660,C1661,C1662,C1663,C1664,C1665,C1569 C1666,C1667,R1504,R1504,R1505,R1505,R1506,R1507,R1508,R1509,R1510,R1510,R1511,R1511,R1512,C1570 R1513,R1514,R1515,R1516,R1517,R1518,R1519,R1520,R1521,R1522,R1523,R1524,R1525,R1526,R1527,U1409,U1410,U1411,U1412																		
SDV/FVT	2012/11/22	No.5		V	V	Page 19, Reserved T1406,T1407 for Sun Pro M2																		
SDV/FVT	2012/11/22	No.6	V	V	V	Page 18, Reserved D1401 for Sun Pro M2 PX5.5																		
SDV/FVT	2012/11/22	No.7	V	V	V	Page 19, Delete PX4.0 and PX5.0 schematic C1459,C1460,C1461,C1462,C1463,D1400,Q1401,Q1402,Q1403A,Q1403B,Q1404,Q1405,Q1406,R1401,R1438,R1439,,R1440, R1442,R1460,R1461,U1402,U1403																		
SDV/FVT	2012/11/22	No.8	V	V	V	Page 20, Delete DGPU Display Power not need reserved C1472,C1473,C1474,C1475,C1477,C1478,C1479,C1480,C1481,C1482,C1483,C1484,C1487,C1488																		
SDV/FVT	2012/11/22	No.9	V	V	V	Page 20, L1405 change Part Number from SM010009U00 to SM01000AX00 for Sun Pro M2 Spec Suggetion 120 to 220 ohm																		
SDV/FVT	2012/11/22	No.10	V	V	V	Page 20, Delete R1457,R1458 ,Because the Sun Pro M2 AW28,AW18 are NC.																		
SDV/FVT	2012/11/22	No.11	V	V	V	Page 20, Delete Thames&Seymour reserved R1407,R1408,R1409,R1410,R1411,R1412,R1413,R1414,R1415,R1416,R1417,R1466,R1467,R1468,R1469,R1471																		
SDV/FVT	2013/1/10	No.12	X	V	V	Page 12 U2 change Part Number from SA000066K10 to SA000066K60																		
SDV/FVT	2013/1/10	No.13		V	V	Page 31, for Power Eulot 6 modfiy Delete net FSTCHG,BATT_LEN#																		
SDV/FVT	2013/1/11	No.14	X	V	V	Page 18, for fine tune VGA Power saving Stuff C1441																		
SDV/FVT	2013/1/11	No.15	X	V	V	Page 19, for fine tune VGA Power Sequence R1445 change value from 20K to 470K R1446 change value from 20K to 10K																		
5					4					3					2					1				

5					4					3					2					1				
Phase	Date	No.	BOM	Sch	Layout	Description																		
SIT	2013/1/10	No.1	v	v	v	Page 35, for Power Eulot 6 modfiy Un-Stuff @ Q2408,R2463																		
SIT	2013/1/10	No.2	v	v	v	Page 33, for Touch Pad Module requirment Stuff R2470																		
SIT	2013/2/1	No.3	v	v	v	Page 07, for APU_SID and APU_SIC voltage smothly Stuff C69																		
SIT	2013/2/1	No.4	v	v	v	Page 26, for Logo LED brightness change Resistor Valve from 4.99K to 1.6K																		
SIT	2013/2/20	No.5		v	v	Page 36, for delete Discharge circuit ,remove R2324,Q2314,R2321,Q2309																		
SIT	2013/3/05	No.6		v	v	Page 33, for Factory issue ,remove JBT1																		
SIT	2013/3/12	No.7	v	v	v	Page 25, for cost down ,not need reserved for EC ,non-stuff Q2107,R2177,R2178																		
SIT	2013/3/12	No.8	v	v	v	Page 36, for customer request , Stuff R2302,R2303,Q2300,Q2302																		

[illegible]

www.s-manuals.com